We have improved the 0 to 99% rise time voltage on our 2 frame deflection plates from l6OnS to 65nS with the addition of a peaking circuit that works in conjunction with our primary 2 frame deflection circuitry. Our peaking technique has applications to other HV pulsers including those which must drive 51 ohm loads. Generally, rise time voltages are measured between 10 and 90%. To minimize the camera image blur resulting from the dynamic influence of deflection plate potentials acting on photocathode electrons, it was necessary to design a circuit that would rise from 0 to the 99% voltage level in under lOOnS. Once this voltage was reached, it was necessary to stay within 1% ofthe attained voltage level for a duration of luS. This was accomplished with the use of MOSFET solid state switching.
Our camera will image photons for two luS frames. For purposes of this discussion we will call one camera deflection plate "A", and the other camera deflection plate "B". We will refer to the pre camera trigger destination of electrons emitted by the photocathode as location "0", and the destination of electrons remaining after frame 2 data is collected as location "3". Locations "0" and "3" are pre and post camera deflection plate positions respectively. The deflection plates "A" and "B" have been simulated with a 1KV lOpF ceramic disk capacitor.
When powered on, plates "A" and "B" reach a voltage level of -435 V and +435 V respectively. The resulting differential potential of -870 V shown in fig. 1 as "A-B", deflects any prior photocathode electrons to location 0. The camera is now ready to be triggered. About 4uS before the arrival of frame 1 photons reaching our photocathode, plates "A" and "B" are switched to -145 V and +145 V respectively. The resulting "A-B" voltage is -290V. The deflection plates will now deflect electrons to frame 1. The first photons of frame one will arrive at the photocathode 5 time divisions in from the left of fig. 1 is not necessary because there will be few electrons generated at that point in time. Photocathode electrons are then deflected to frame 1 for a duration of luS. After luS deflection plates "A" and "if' are switched to +145 V and -145 V respectively. The "A-B" voltage is +290 V. This will deflect the photocathode electrons to frame 2. This frame 1 to frame 2 transition corresponds to the beginning of the 6th division in from the left of fig. 1 and is completed in 65nS. Frame 1 and 2 deflection plates stay within 1% oftheir reached voltage fOr a duration of luS each. The 65nS transition from frame 1 to frame 2 was necessary to minimize the blurring between frames. The deflection voltages for the two frames, which are luS each, needed to be "flat" to within 1% because amplitude variations would contribute to loss ofresolution by wandering the image data in the 2 frames. When frame 2 photocathode electrons have been received for luS, deflection plates "A" and "B" switch to +435 V and -435 V respectively. This produces an "A-B" potential of +870 V. Photoelectrons after frame 2 are deflected to location "3". The deflection plates will keep photocathode electrons at location "3" for a sufficient length of time.
As a Metal Oxide Semiconductor Field Effect
Transistor (MOSFET) turns on, its source voltage approaches the power supply voltage, and the remaining drain to source voltage decreases. When the drain to source voltage nears 7 volts or less, the MOSFET internal capacitance rises dramatically. The result of such a rise in capacitance is a significant increase in rise time of the deflection circuit as the drain to source potential drops into this 7 volt range. The "conventional" rise time of 10-90% in our circuits frame 1 to frame 2 transition is 20n5. It is the 90-99% rise time period in which the MOSFET capacitance's increase our frame 1 to frame 2 transition time to 165nS. This was not acceptable, therefore a peaking circuit was added to the original design. Refer to fig. 2 . Both waveforms begin (not shown) at the end of the Figure 2 represents the transition time from frame 1 to frame 2 in the 90-100% region. The cursors shown represent the 1% window ofamplitude tolerance for frame 2. A peaking circuit was added to deflection plate "A". Specifically, we connected a "secondary" parallel MOSFET switch with a drain capacitor charged to a slightly higher potential than the primary (original) MOSFET drain capacitor. The secondary drain capacitor is small in value compared to the primary MOSFET drain capacitor. The primary and secondary MOSFETs are gated by a mutual step-down pulse transformer. The 2 secondary windings ofthis transformer T3 in fig. 4 are isolated. By adjusting the secondary MOSFETs drain capacitor voltage, we can compensate for the unacceptable 0 to 99% rise time characteristics of the primary MOSFET.
HIGH VOLTAGE 51 OHM PULSER/STEP GENERATOR APPLICATIONS
The MOSFET peaking circuit will also enhance the 0 to 99% rise time ofhigher current lower resistance loads. In fig. 3 there are 2 waveform voltages generated by a current transformer which was placed to view the full current ofthe 5 1 ohm load. Each vertical division is 400mA. The peak current for each ofthe 2 waveforms was about 1.84 A. The voltage amplitude for each waveform was 94 V. Both waveforms have approximately 2OnS rise times as determined by the 10-90% convention. The 0-99% rise time is 6OnS for the compensated 51 ohm pulser and l6OnS for the uncompensated 51 ohm pulser. Again the same technique of using "primary" and "secondary" parallel MOSFETS was applied. The "primary" and "secondary" capacitor values and voltages will depend on the load impedance, duration of the pulse, and on amplitude "flatness" requirements. 
2-FRAME DEFLECTION CIRCUIT INFORMATION
The 2 frame deflection circuit in fig. 4 uses 800 V and 1KV N-channel MOSFETS. All 6 circuit triggers are gated by a multi-channel 50 ohm output delay generator. Each trigger, Jl through J6, is sent to a step-down isolated pulse transformer. The core material is 3E2A. The circuit triggers are gated in time as pairs in the following order: Ji J2, J3 J4, J5 J6. These 3 stages of gating control the timing and duration of photocathode electrons deflected from location 0 through location 3. In order to isolate and steer the 3 stages of MOSFET deflection voltages that occur on plates, "A" and "B", 3OnS recovery 1KV diodes are used. 
